10th European Test Symposium

Reval Hotel Olümpia, Tallinn, Estonia
May 22-25, 2005


General Information
 ETS'05 Home
 All ETW Home
 Committees
 Contacts
Call for Papers
 HTML-version
 PDF-version
Registration
 Registration Form
 Hotel Booking
 Travel Grants
 Visa Information
Program
 ETS at a Glance
 ETS Program
 TTEP Tutorials
 Social Program
Author Instructions
 Paper Submission
 Review Criteria
 Publication Policy
Conference Location
 How to get there?
 Reval Hotel Olümpia
 Conference Venue
 About Tallinn
 Tallinn City Map
 Tallinn in Photos
 Video of Tallinn
 About Estonia

European Board Test WS
 EBTW Home
 EBTW Call for Papers
 EBTW Registration Form
 EBTW Fees

IST Project REASON WS
 About the Workshop
 REASON WS Program
 REASON WS Abstracts

Nov 24, 2017

TTEP Tutorials at ETS'05

Location:
TUT Campus at Mustamäe - Building 7

Tutorial 1 - Room VII-131
Tutorial 2 - Room VII-226
Maps:
- Tallinn and TUT
- TUT Campus at Mustamäe

How to get to the TUT Campus at Mustamäe?
From the city center, take trolley no 3 opposite Kaubamaja (Tallinn Department Store) to Keemia stop. It takes about half an hour.

Two parallel TTEP tutorials will be presented at the ETS on Sunday, May 22 with special low rates:

TUTORIAL 1
System-on-Chip: Embedded Test in Practice
Presenter: YERVANT ZORIAN – Virage Logic

AUDIENCE
SoC Designers, test engineers and researchers interested in learning about the state-of-the-art in embedded test methods for complex systems-on-chip and beyond.

DESCRIPTION
Spurred by technology leading to the availability of millions of gates per chip, system-level integration is evolving as a common paradigm, allowing entire systems to be built on a single chip. This tutorial presents the state-of-the-art in system-level integration and addresses the strategies and current industrial practices in the test of system-on-chip. It discuees the requirements for test reuse in hierarchical design, such as embedded test strategies for individual cores, test access mechanisms, test interface standardization, optimizing test resource partitioning, and embedded test management and integration at the System-on-Chip level and beyond. Several industrial experiences will be shared with the audience.

TUTORIAL 2
Design-for-Test of Analog and Mixed-Signal Integrated Circuits
Presenter: JOSE LUIS HUERTAS – IMSE-CNM

AUDIENCE
Test engineers for analog and mixed-signal integrated circuits as well as analog designers and system designers involved in the design and implementation of complex System-on-Chip using analog and digital modules.

DESCRIPTION
This tutorial aims to introduce circuit designers into the problems of making analog and mixed-signal ICs more testable. This fact worth attention for specific circuit classes, since there is no universal method valid for any kind of analog and/or mixed-signal funtion. In particular, during this tutorial, attention will be paid to integrated filters (Switched-Capacitor and continuous-time), integrated A/D and D/A converters, and PLLs and oscillators as well as the problems when these components are embedded in a SoC.