module lab6(
	input clk,
	input load,
	input [4:0] load_data,
	output reg [4:0] lfsr
);

reg [4:0] next_lfsr;

always @(posedge clk) begin
// ...
end

always @(*) begin
// ...
end

endmodule