Difference between revisions of "Glossary"
From ATI public wiki
| Line 6: | Line 6: | ||
| ASM || Abstract State Machines | | ASM || Abstract State Machines | ||
|- | |- | ||
| − | | | + | | CDFG || Control Data Flow Graph |
|- | |- | ||
| CLB || Configurable Logic Block (of FPGA) | | CLB || Configurable Logic Block (of FPGA) | ||
| Line 16: | Line 16: | ||
| DSP || Digital Signal Processor | | DSP || Digital Signal Processor | ||
|- | |- | ||
| − | | | + | | EDA || Electronic Design Automation |
|- | |- | ||
| ESL || Electronic System Level | | ESL || Electronic System Level | ||
| + | |- | ||
| + | | Firm core || (or semi-hard core) IP-s carrying placement data but configurable for various applications | ||
|- | |- | ||
| FPGA || Field Programmable Gate Array | | FPGA || Field Programmable Gate Array | ||
| Line 27: | Line 29: | ||
|- | |- | ||
| HSCO || Hardware-Software Co-Design | | HSCO || Hardware-Software Co-Design | ||
| + | |- | ||
| + | | HW || Hardware | ||
|- | |- | ||
| IEEE || Institute of Electrical and Electronic Engineers, Inc. | | IEEE || Institute of Electrical and Electronic Engineers, Inc. | ||
| Line 47: | Line 51: | ||
|- | |- | ||
| SLB || System Level Block | | SLB || System Level Block | ||
| − | |||
| − | |||
|- | |- | ||
| SoC || System-on-Chip | | SoC || System-on-Chip | ||
| + | |- | ||
| + | | Soft core || IP presented as a netlist or HDL code | ||
|- | |- | ||
| SW || Software | | SW || Software | ||
|- | |- | ||
| Synopsys VSS || Synopsys VHDL System Simulator | | Synopsys VSS || Synopsys VHDL System Simulator | ||
| − | |||
| − | |||
|- | |- | ||
| UML || Universal Modeling Language | | UML || Universal Modeling Language | ||
| Line 69: | Line 71: | ||
|- | |- | ||
| VSIA || Virtual Socket Initiative Alliance | | VSIA || Virtual Socket Initiative Alliance | ||
| − | |||
| − | |||
|- | |- | ||
| XPP || eXtreme Processing Platform of PACT | | XPP || eXtreme Processing Platform of PACT | ||
|} | |} | ||
Revision as of 21:01, 20 April 2010
| ACM | Adaptive Computing Machine |
| ASIC | Application Specific Integrated Circuit |
| ASM | Abstract State Machines |
| CDFG | Control Data Flow Graph |
| CLB | Configurable Logic Block (of FPGA) |
| CSP | Communicating Sequential Processes |
| DSM | Deep SubMicron |
| DSP | Digital Signal Processor |
| EDA | Electronic Design Automation |
| ESL | Electronic System Level |
| Firm core | (or semi-hard core) IP-s carrying placement data but configurable for various applications |
| FPGA | Field Programmable Gate Array |
| Hard core | Physical manifestations of the IP design |
| HLS | High Level Synthesis |
| HSCO | Hardware-Software Co-Design |
| HW | Hardware |
| IEEE | Institute of Electrical and Electronic Engineers, Inc. |
| IP (core) | Intellectual Property (core), synonymous with Virtual Component (VC) |
| ISA (model) | Instruction Set Architecture (model) |
| LRM | Language Reference Manual |
| netlist | A list of logic gates and associated interconnections making up an integrated circuit |
| NoC | Network-on-Chip |
| PCB | Printed Circuit Board |
| RTL | Register-Transfer Level |
| SDL | Specification and Description Language, standardized by ITU (International Telecommunication Union) |
| SLB | System Level Block |
| SoC | System-on-Chip |
| Soft core | IP presented as a netlist or HDL code |
| SW | Software |
| Synopsys VSS | Synopsys VHDL System Simulator |
| UML | Universal Modeling Language |
| VHDL | Very high speed Hardware Description Language |
| VITAL | VHDL Initiative Toward ASIC Libraries |
| VLIW | Very Long Instruction Word (processor) |
| VLSI | Very Large Scale Integration (Integrated Circuit) |
| VSIA | Virtual Socket Initiative Alliance |
| XPP | eXtreme Processing Platform of PACT |
