Pipelined Version

Fig 1: System Block Diagram

Fig 2: Different Pipes States

Current versions (VHDL)

• 28 Feb 2015: 8-bit pipelined

Future plans

• Pipelining PC and SP
• Adding Branch prediction etc.
• Still needs NOPs inserted after JMPs and HALT (To prevent data hazards.)