Difference between revisions of "Pipelined Version"
From ATI public wiki
(Created page with " Fig 1: System Block Diagram ===Current versions (VHDL)=== * 28 Feb 2015: [[:File:PicoPipe_8bit.zip|8-bit pipelined]...") |
|||
| Line 6: | Line 6: | ||
* Pipelining PC and SP | * Pipelining PC and SP | ||
* Adding Branch prediction etc. | * Adding Branch prediction etc. | ||
| + | * Still needs NOPs inserted after JMPs and HALT (To prevent data hazards.) | ||
Revision as of 19:41, 28 February 2015
Current versions (VHDL)
- 28 Feb 2015: 8-bit pipelined
Future plans
- Pipelining PC and SP
- Adding Branch prediction etc.
- Still needs NOPs inserted after JMPs and HALT (To prevent data hazards.)
