Main Page

Introduction

Welcome to SoC design wiki. We started this series of labs/projects from 2014 and we are upgrading and fixing problems every year to make it better.

Learning Objectives

By completion of this SoC Design labs, you should be able to:

Tutorials: Kernel Driver: How to write a simple kernel driver and use it to control a simple IP on ZedBoard. Building custom SoC on ZedBoard: Creation of simple SoC with Vivado from existing IPs Building a custom embedded Linux system to be run on the SoC Using custom kernel drivers to control the IPs in the SoC Custom IP creation: Development of simple custom IP Integrating IP into the SoC using AXI bus Controlling the IP from Linux using custom driver Setup 1 board system for the lab Complex system integration Preparation for project

Project: Component reuse and system improvement Functional test and analysis Work in a team Workshop: Introduction to a Network on Chip Simulator Routing algorithms in NoC based systems QoS in NoC based systems

Labs Requirements

For this labs we assume that you have passed the following courses:

• IAY0600: Digital Systems Design
• IAY0330: Embedded Systems

So that you are familiar with digital systems (you should be familiar with High Level Description Languages like VHDL or Verilog (our main focus is on VHDL but if you know Verilog, its also ok!)) and Embedded Systems.

Labs Regulations

Important dates Week 1: Test Lab Week 2, week 3, week 4: Lab 1 Week 5: Lab 2 Week 6, week 7, week 8: Lab 3 Week 9, week 10: Lab 4 End of week 15: Project Deadline

Lab grading policy Basic Tutorials (Pass/Fail - prerequisite for project) (30%) (this is prerequisite for project) Project (20%) (prerequisite for Exam) Workshop (10%) (prerequisite for Exam) Final Course Examination (40%)

Current Lab Results

	You can view you current lab results and statistics here

Contact Us

In case of any questions, please contact us:

	• Karl Janson
	• Siavoosh Payandeh Azad

Rules and Regulations

Please read the following page before you start the course:

• Rules and Regulations

Lab Tutorials

The following is the test lab for the first week of the semester. :) Enjoy!

• Test Lab

Here you can find lab manuals for the tutorials:

• Lab 1: Kernel Driver
• Lab 2: Building custom SoC on ZedBoard
• Lab 3: Custom IP creation
• Lab 4: Setup 1 board system for the lab

Labs additional readings

Additional reading and more information about the labs can be found here:

General documents

• Creating a new project in Vivado
• Basic information about Linux
• Using ZedBoard

Lab specific documents

• Lab1 additional material
• Lab2 additional material
• Lab3 additional material
• Lab4 additional material

Labs known issues

Please add related issues to each lab under the Labs known Issues page.

Tutorial Labs Archive

• 2015 Tutorials
• 2014 Tutorials

Audio Mixer Project

Project Description

Design project is defined in each round for System on Chip design(IAY0550) students with the aim of providing them with real world experience of working on a SoC project, teamwork and project management. This wiki will serve as a platform for students to pass-on their designs and documents to students in the next round of course. Full description of the project can be found Project Description page.

Git

The project code should be stored in git. Every component of the project should be uploaded as a separate branch.

There exists a dedicated Github repository for the course, that can be accessed here: [1]

Team Organization

The following page is for clear and transparent team organization for design project:

• Team Organization Spring 2014
• Team Organization Spring 2015

Design project

• Old project archive (2014/2015)