TAL

Computer-Aided Design of Digital Systems (IAS0540) WEEK 6

René Pihlak

Department of Computer Systems School of Information Technology Tallinn University of Technology

rene.pihlak@taltech.ee 2020-10-07

Introduction Bugs Validate, Verify, Test

Practical Example

References

Verification

Tallinn University of Technology

René

Introduction Bugs Validate, Verify, Test



Tallinn University of Technology

René

The Reason for Verification



René

The Reason for Verification

'If we always designed correct systems, however, we would have no use for [...] verification (though we might still need formal specification). Most of the time, when we apply [...] "verification", we are applying it to a system that is actually incorrect — it has "bugs". [1]



Tallinn University of Technology



Introduction

Bugs Validate, Verify, Test



Tallinn University of Technology

René

Quality Management

Quality management:

- validation
- verification
- testing







René





René

validation

• The assurance that a product, service, or system meets the needs of the customer



validation

• The assurance that a product, service, or system meets the needs of the customer

verification





validation

• The assurance that a product, service, or system meets the needs of the customer

- verification
 - The evaluation of whether or not a product, service, or system complies with a regulation, requirement, specification, or imposed condition



René

validation

• The assurance that a product, service, or system meets the needs of the customer

- verification
 - The evaluation of whether or not a product, service, or system complies with a regulation, requirement, specification, or imposed condition

testing



Tallinn University of Technology



validation

• The assurance that a product, service, or system meets the needs of the customer

- verification
 - The evaluation of whether or not a product, service, or system complies with a regulation, requirement, specification, or imposed condition
- testing
 - The purpose of manufacturing tests is to assure that the product hardware contains no manufacturing defects that could adversely affect the product's correct functioning



Tallinn University of Technology



René





René











René





René





Introduction

Verification

Taxonomy of Verification Verification Techniques Hardware Code Coverage Property Specification Language

Practical Example

References

Tallinn University of Technology



Verification Taxonomy of Verification Verification Techniques Hardware Code Coverage Property Specification Language

Tallinn University of Technology

René

Taxonomy of Verification

Classifications of Verification [2]

	VC Verification	Integration Verification
Intent Verification	1	\checkmark
Equivalence Verification	1	\checkmark



Classifications of Verification

Intent Verification

 verify that the designer's intended functionality has been correctly captured in the design

Equivalence Verification

- verify that the functionality of the various design levels created through the design process matches the functionality of the "golden model"
- VC Verification
 - verify the functionality of a virtual component, i.e., perform unit test
- Integration Verification
 - verify a system-on-chip (SoC) design that contains one or more VCs, i.e., perform system-level test of the SoC



Tallinn University of Technology

Verification

Taxonomy of Verification Verification Techniques Hardware Code Coverage Property Specification Language







René

Deterministic Simulation



René

- Deterministic Simulation
- Random Pattern Simulation



René

- Deterministic Simulation
- Random Pattern Simulation
- Static Functional Verification



- Deterministic Simulation
- Random Pattern Simulation
- Static Functional Verification
- Emulation



René

- Deterministic Simulation
- Random Pattern Simulation
- Static Functional Verification
- Emulation
- Physical Prototyping



Tallinn University of Technology

René

- Deterministic Simulation
- Random Pattern Simulation
- Static Functional Verification
- Emulation
- Physical Prototyping
- Property/Model Checking





- Deterministic Simulation
- Random Pattern Simulation
- Static Functional Verification
- Emulation
- Physical Prototyping
- Property/Model Checking
- Coverage



- Deterministic Simulation
- Random Pattern Simulation
- Static Functional Verification
- Emulation
- Physical Prototyping
- Property/Model Checking
- Coverage
 - Functional Coverage



Tallinn University of Technology



- Deterministic Simulation
- Random Pattern Simulation
- Static Functional Verification
- Emulation
- Physical Prototyping
- Property/Model Checking
- Coverage
 - Functional Coverage
 - Hardware Code Coverage



Tallinn University of Technology



Verification

Taxonomy of Verification Verification Techniques Hardware Code Coverage Property Specification Language

Tallinn University of Technology


Statement coverage:



René

Statement coverage: how many times each statement was executed



René

- Statement coverage: how many times each statement was executed
- Toggle coverage:



- Statement coverage: how many times each statement was executed
- **Toggle coverage**: which bits of the signals in the design have toggled



- Statement coverage: how many times each statement was executed
- **Toggle coverage**: which bits of the signals in the design have toggled
- FSM coverage:



- Statement coverage: how many times each statement was executed
- **Toggle coverage**: which bits of the signals in the design have toggled
- **FSM coverage**: how many transitions of the Finite State Machine were processed



- Statement coverage: how many times each statement was executed
- **Toggle coverage**: which bits of the signals in the design have toggled
- **FSM coverage**: how many transitions of the Finite State Machine were processed
- Visited state coverage:



- Statement coverage: how many times each statement was executed
- **Toggle coverage**: which bits of the signals in the design have toggled
- **FSM coverage**: how many transitions of the Finite State Machine were processed
- Visited state coverage: how many states of the FSM were entered during simulation



- Statement coverage: how many times each statement was executed
- **Toggle coverage**: which bits of the signals in the design have toggled
- **FSM coverage**: how many transitions of the Finite State Machine were processed
- Visited state coverage: how many states of the FSM were entered during simulation
- Triggering coverage:





- Statement coverage: how many times each statement was executed
- **Toggle coverage**: which bits of the signals in the design have toggled
- **FSM coverage**: how many transitions of the Finite State Machine were processed
- Visited state coverage: how many states of the FSM were entered during simulation
- Triggering coverage: whether each process has been uniquely triggered by each of the signals in its sensitivity list



- Statement coverage: how many times each statement was executed
- **Toggle coverage**: which bits of the signals in the design have toggled
- **FSM coverage**: how many transitions of the Finite State Machine were processed
- Visited state coverage: how many states of the FSM were entered during simulation
- **Triggering coverage**: whether each process has been uniquely triggered by each of the signals in its sensitivity list
- Branch coverage:





- Statement coverage: how many times each statement was executed
- **Toggle coverage**: which bits of the signals in the design have toggled
- **FSM coverage**: how many transitions of the Finite State Machine were processed
- Visited state coverage: how many states of the FSM were entered during simulation
- Triggering coverage: whether each process has been uniquely triggered by each of the signals in its sensitivity list
- Branch coverage: which "case" or "if...else" branches were executed





- Statement coverage: how many times each statement was executed
- **Toggle coverage**: which bits of the signals in the design have toggled
- **FSM coverage**: how many transitions of the Finite State Machine were processed
- Visited state coverage: how many states of the FSM were entered during simulation
- **Triggering coverage**: whether each process has been uniquely triggered by each of the signals in its sensitivity list
- Branch coverage: which "case" or "if...else" branches were executed
- Expression coverage:



Tallinn University of Technology

- Statement coverage: how many times each statement was executed
- **Toggle coverage**: which bits of the signals in the design have toggled
- **FSM coverage**: how many transitions of the Finite State Machine were processed
- Visited state coverage: how many states of the FSM were entered during simulation
- Triggering coverage: whether each process has been uniquely triggered by each of the signals in its sensitivity list
- Branch coverage: which "case" or "if...else" branches were executed
- Expression coverage: how well a Boolean expression in an "if" condition or assignment has been exercised



Tallinn University of Technology

- Statement coverage: how many times each statement was executed
- **Toggle coverage**: which bits of the signals in the design have toggled
- **FSM coverage**: how many transitions of the Finite State Machine were processed
- Visited state coverage: how many states of the FSM were entered during simulation
- Triggering coverage: whether each process has been uniquely triggered by each of the signals in its sensitivity list
- Branch coverage: which "case" or "if...else" branches were executed
- Expression coverage: how well a Boolean expression in an "if" condition or assignment has been exercised
- Path coverage:



- Statement coverage: how many times each statement was executed
- **Toggle coverage**: which bits of the signals in the design have toggled
- **FSM coverage**: how many transitions of the Finite State Machine were processed
- Visited state coverage: how many states of the FSM were entered during simulation
- Triggering coverage: whether each process has been uniquely triggered by each of the signals in its sensitivity list
- Branch coverage: which "case" or "if...else" branches were executed
- Expression coverage: how well a Boolean expression in an "if" condition or assignment has been exercised
- Path coverage: which routes through sequential "if...else" and "case" constructs have been exercised



Tallinn University of Technology

IAS0540: CAD DigiSys

- Statement coverage: how many times each statement was executed
- **Toggle coverage**: which bits of the signals in the design have toggled
- **FSM coverage**: how many transitions of the Finite State Machine were processed
- Visited state coverage: how many states of the FSM were entered during simulation
- Triggering coverage: whether each process has been uniquely triggered by each of the signals in its sensitivity list
- Branch coverage: which "case" or "if...else" branches were executed
- Expression coverage: how well a Boolean expression in an "if" condition or assignment has been exercised
- Path coverage: which routes through sequential "if...else" and "case" constructs have been exercised
- Signal coverage:





- Statement coverage: how many times each statement was executed
- **Toggle coverage**: which bits of the signals in the design have toggled
- **FSM coverage**: how many transitions of the Finite State Machine were processed
- Visited state coverage: how many states of the FSM were entered during simulation
- Triggering coverage: whether each process has been uniquely triggered by each of the signals in its sensitivity list
- Branch coverage: which "case" or "if...else" branches were executed
- Expression coverage: how well a Boolean expression in an "if" condition or assignment has been exercised
- Path coverage: which routes through sequential "if...else" and "case" constructs have been exercised
- **Signal coverage**: how well state signals or ROM addresses have been exercised



Verification

Taxonomy of Verification Verification Techniques Hardware Code Coverage Property Specification Language

Tallinn University of Technology

René

Property language standards

Property language standards are based on a branch of logic known as temporal logic.



Property language standards

Property language standards are based on a branch of logic known as temporal logic.

The advantage of using temporal logic to specify properties of reactive systems is that it enables us to reason about these systems in a simple way.



Tallinn University of Technology



Property language standards

Property language standards are based on a branch of logic known as temporal logic.

The advantage of using temporal logic to specify properties of reactive systems is that it enables us to reason about these systems in a simple way.

That is, temporal logic eliminates the need to explicitly describe time when specifying relationships between system events.[3]



Tallinn University of Technology



PSL: examples 1

$\forall t.!(grant1(t) \& grant2(t))$

which states that for all values of time t, grant1 and grant2 are mutually exclusive.

We write the property in a temporal language such as Property Specification Language -PSL — (which implicitly describes time) as follows:

always!(grant1 & grant2)

which states that grant1 and grant2 never hold or evaluate to true at the same time.



René

PSL: examples 2



{true[*]; req; ack} |=> {start; busy[*]; end}

The Triggers Operator





IAS0540: CAD DigiSys

Introduction

Verification

Practical Example Specification Design & Testbench Run Simulation Optional: Advanced Verification

References



Tallinn University of Technology

René

Practical Example Specification

Design & Testbench Run Simulation Optional: Advanced Verification



René

eID SoC: Specification

Goal:

The eID SoC signals if previously unsigned document was successfully signed or not.

Design has three FSM states:

- ST_LOGGED_OUT: logged out
- ST_LOGGED_IN: logged in
- ST_DOC_READ: document is read

Output:

signature: was signing successful?
 False on reset or cancel or logout.

Inputs:

- reset: user or system demands a reset
- token_login: user logged in successfully
- token_logout: user or system demands a logout
- document: there is a document
- read_doc: accept to read the document
- token_sign: user signed the document successfully
- cancel: user or system demands signing to be cancelled



Tallinn University of Technology

René

Graph: FSM of eID SoC







Practical Example

Specification Design & Testbench Run Simulation Optional: Advanced Verification

Tallinn University of Technology



Design: eID (eid.vhd)

```
100 library ieee:
101 use ieee.std logic 1164.all:
102 use work.all:
104 entity EID is
105 port (
106
      clk:
                       in std logic: -- CLOCK
      rst:
                       in std_logic;
                                       -- RESET
      token_login:
                       in std_logic; -- 1: log in success
108
                      in std logic: -- 1: log out success
      token logout:
      document:
                       in std_logic; -- 0: no doc to sign; 1: doc to sign
      read doc:
                       in std_logic:
                                       -- 0: ignore doc; 1: read doc
                      in std logic: -- user input (password)
      token sign:
      cancel:
                       in std logic:
      signature:
                      out std logic
                                       -- 0: not signed: 1: signed
116 end ETD :
117
118 architecture behavior of EID is
110 -- ESM states
120 type FSM TYPE is (ST LOGGED OUT, ST LOGGED IN, ST DOC READ);
121 signal STATE: FSM TYPE := ST LOGGED OUT:
122 signal new doc: std logic := '0':
123 begin
125 FSM: process (rst, clk, document)
126 begin
      if (rst = '1') then
           signature <= '0';
           new doc <= '1':
                     <= ST_LOGGED_OUT;
      elsif (cancel = '1') then
```

```
signature <= '0':
           new doc <= '1':
           STATE
                    <= ST LOGGED OUT:
      elsif (document'event and document = '1') then
           new doc <= '1':
      elsif (clk'event and clk = (1)) then
           case STATE is
              when ST_LOGGED_OUT =>
                   if (token_login = '1') then -- login success
                       STATE <= ST LOGGED IN:
                   end if;
              when ST LOGGED IN =>
                  if (new doc = '1' and read doc = '1') then -- document needs
                                   <= ST DOC READ:
                   elsif (token logout = '1') then -- logout
                       signature <= '0';
                       new doc
                                   <= '1':
                       STATE
                                   <= ST_LOGGED_OUT;
                  end if:
              when ST_DOC_READ =>
                  if (STATE = ST LOGGED IN) then -- require signature
                       STATE
                                   <= ST_DOC_READ;
                   elsif (token sign = '1' and new doc = '1') then
                       signature <= '1';
                       new doc
                                   <= '0':
                  and if.
          end case:
       end if:
161 end process;
162 end behavior:
```



Tallinn University of Technology

René

IAS0540: CAD DigiSys

136

144

145

146

148

160

Testbench: eID (tb_eid.vhd)

100 USC	std.textio.all;					13	7 be	gin					
101 lit	orary ieee;					13	8	process					
102 USC	<pre>use ieee.std_logic_1164.all;</pre>						9	fil	C TV:	TEXT is	in "eid.t	v";	
103 USC	ieee.std_logic_	text	io.all;			14	0	var	iable	L: line;			
104						14	1	var	iable	I_rst:		std_logic;	
105 ent	ity E is					14	2	var	iable	I_token_	Login:	std_logic;	
105 end	E;					14	3	var	iable	I_token_	Logout :	std_logic;	
107						14	4	var	iable	I_docume:	it:	std_logic;	
108 arc	chitecture A of H	E is				14	5	var	iable	I_read_d) C :	std_logic;	
109 51 8	gnal clk:		std_logic;		CLOCK	14	6	var	iable	I_token_	sign:	std_logic;	
110 sig	gnal rst:		std_logic;		RESET	14	7	var	iable	I_cancel		std_logic;	
111 Sig	<pre>gnal token_login:</pre>		std_logic;		1: log in success	14	8						
112 Sig	gnal token_logout		std_logic;		1: log out success	14	9	beg	in				
113 515	<pre>gnal document:</pre>		std_logic;		0: no doc to sign; 1: doc to sign	15	0		readl	ine(TV,)	L); re	ad a line from	'eid
114 Sig	<pre>gnal read_doc:</pre>		std_logic;		0: ignore doc; 1: read doc	15	1		read(L, I_rst);		
115 Sig	<pre>gnal token_sign:</pre>		std_logic;		user input (password)	15	2		read(L, I_tok	n_login)	1	
116 Sig	nal cancel:		std_logic;		0: not cancelled; 1: cancelled	15	3		read(L, I_tok	n_logout);	
117 Sig	<pre>gnal signature:</pre>		std_logic;		0: not signed; 1: signed	15	4		read(L, I_doc	iment);		
118						15	5		read(L, I_rea	i_doc);		
119 COM	sponent EID					15	6		read(L, I_tok	en_sign);		
120 por	rt (15	7		read(L, I_can	:el);		
121	clk:	in	std_logic;		CLOCK	15	8		if en	dfile(TV	then wa	it; THE END (of T
122	rst:	in	std_logic;		RESET	15	9		end i	£;			
123	token_login:	in	std_logic;		1: log in success	16	0						
124	token_logout:	in	std_logic;		1: log out success	16	1		rst		<= I_r	st;	
125	document:	in	std_logic;		0: no doc to sign; 1: doc to sign	16	2		token	_login	<= I_t	oken_login;	
1.26	read_doc:	in	std_logic;		0: ignore doc; 1: read doc	16	3		token	_logout	<= I_t	oken_logout;	
1.27	token_sign:	in	std_logic;		user input (password)	16	4		docum	ent	<= I_d	ocument;	
1.28	cancel:	in	std_logic;		0: not cancelled; 1: cancelled	16	5		read_	doc	<= I_r	ead_doc;	
1.29	signature:	out	std_logic		0: not signed; 1: signed	16	6		token	_sign	<= I_t	oken_sign;	
130);						16	7		cance	1	<= I_c	ancel;	
131 end	i component;					16	8						
132						16	0		clk <	- '0';			
133 beg	gin					17	0		wait	for 10 n	s;		
134	UUT: EID					17	1		clk <	= '1';			
135	port map (c	:lk,	rst, token_1	ogin	, token_logout, document, read_doc, token_sign, ca	ancel, 17	2		wait	for 10 n	s;		
	signature);					17	3	end	proce	55;			
1.35	TB: block					17	4 en	d block;					
TA.						17	s end A;						



Tallinn University of Technology

IAS0540: CAD DigiSys

Test Vectors: Initial Inputs (eid.tv)

- 100 0000000 # RESET, LOGIN, LOGOUT, DOCUMENT, READ_DOC, SIGN, CANCEL
- 101 1000000 # do reset
- 102 **0100000 # do login**
- 103 0001000 # new doc
- 104 0000100 # read doc
- 105 **0000010 # sign**
- 106 0001000
- 107 **0000001**
- 108 **0100000**
- 109 0001000
- 110 **0010000**
- 111 000000





Practical Example

Specification Design & Testbench **Run Simulation** Optional: Advanced Verification



Tallinn University of Technology



Run Simulation/Verification (run_sim.do)

```
100 ********************************
102 # Copyright (C) René Pihlak #
105 if [file exists work] {
      vdel -lib ./work -all
108 }
109
uu wlib work
113 # include and compile design/testbench files
114 vcom -2008 -coveropt 3 +cover +acc eid.vhd
115 # vcom -2008 -coveropt 3 +cover +acc eid.vhd -pslfile eid.psl
116 vcom -2008 -coveropt 3 +cover +acc tb_eid.vhd
118 # start simulation
110 vsim -coverage -assertdebug work.E
121 add wave -r sim:/e/UUT/*
123 WaveRestoreZoom {0 ps} {275 ns}
126 restart
128 # run sim for 275 ns
129 run 275 ns
```



Tallinn University of Technology

René

Homework (Not Graded)

- Does the design capture the specifications correctly?
- Add additional test vectors to prove your verdict.
- If there are errors in the design, where are the errors? How can it be fixed?
- (Optional) Add PSL assertions to perform in depth analysis.



Tallinn University of Technology

Practical Example

Specification Design & Testbench Run Simulation Optional: Advanced Verification

TAL TECH


Tallinn University of Technology

Advanced Verification: PSL (eid.psl)

```
100 vunit check_eid(eid(behavior))
       -- set CLOCK
      default clock is rising edge(clk):
104
       -- properties
105
       -- RESET
      property rst_to_logout1 is always ({rst} |-> {STATE = ST_LOGGED_OUT});
108
109
      property rst to logout2 is always (rst -> next(STATE = ST LOGGED OUT)):
       property rst_to_logout3 is always (rst -> next!(STATE = ST_LOGGED_IN)); -- incorrect syntax
       property rst_to_logout3a is always (rst -> next(STATE /= ST_LOGGED_IN));
      property rst to logout3b is never ({rst: STATE = ST LOGGED IN}):
       property rst_to_logout4 is always ({STATE = ST_LOGGED_IN: rst} |=> {STATE = ST_LOGGED_OUT});
114
       -- STON
       property get_signature is always (token_sign -> eventually! (signature));
118
      -- assert properties
       a_rst_logout1 : assert rst_to_logout1 report "rst -> logout 1":
120
      a rat logout2 : assert rat to logout2 report "rat -> logout 2":
       a_rst_logout3 : assert rst_to_logout3 report "rst -> logout 3";
      a_rst_logout3a : assert rst_to_logout3a;
      a rst logout3b : assert rst to logout3b:
       a_rst_logout4 : assert rst_to_logout4 report "rst -> logout 4":
      a get sign
                     : assert get signature report "document is signed?":
       -- sequences
128
       sequence seq 1 is {STATE=ST LOGGED OUT: STATE=ST LOGGED IN[*]: STATE=ST DOC READ[*]: STATE=ST LOGGED IN}:
      -- coverage
      s_1: cover {STATE=ST_LOGGED_OUT} report "missing state?";
      s 2: cover {STATE=ST LOGGED IN} report "missing state?":
      s 3: cover {STATE=ST DOC READ} report "missing state?":
       cov_1: cover seg_1:
125 }
```

IAS0540: CAD DigiSys

René

Introduction Verification Practical Example References

Introduction

Verification

Practical Example

References

Tallinn University of Technology

René

IAS0540: CAD DigiSys

References

- K. McMillan, <u>Verification of Digital and Hybrid Systems</u>, 1st ed., ser. NATO ASI Series 170. Springer-Verlag Berlin Heidelberg, 2000, ch. 1.
- B. Bailey, G. Martin, and T. Anderson, <u>Taxonomies for the development and</u> verification of digital systems, 1st ed. Springer, 2005.
- D. Perry and H. Foster, <u>Applied Formal Verification</u>: For Digital Circuit Design, 1st ed. McGraw-Hill Professional, 2005.
- Fismand, "Property specification language," https://en.wikipedia.org/wiki/Property_Specification_Language, 2004.

IAS0540: CAD DigiSys